

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/702,372	11/05/2003		Ming-Dou Ker	JC-7897-DIV	8473	
23900	7590	02/02/2006		EXAMINER		
J C PATE	•		STARK, JARRETT J			
4 VENTURE, SUITE 250 IRVINE, CA 92618				ART UNIT	PAPER NUMBER	
, -				2022		

DATE MAILED: 02/02/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

			T A - 11- and/a	all				
Office Action Summary		Application No.	Applicant(s)	00-				
		10/702,372	KER ET AL.	:				
		Examiner	Art Unit					
		Jarrett J. Stark	2823					
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the	correspondence address					
WHIC - Exter after - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE of the may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. The period for reply is specified above, the maximum statutory period or reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing end patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION  36(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from the application to become ABANDO	ON. timely filed om the mailing date of this communicatio NED (35 U.S.C. § 133).					
Status								
1)⊠	Responsive to communication(s) filed on 26 Ja	anuary 2006.						
<i>,</i> —	This action is <b>FINAL</b> . 2b) This action is non-final.							
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
	closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.					
Disposit	ion of Claims							
4)	Claim(s) <u>39-42 and 46-50</u> is/are pending in the application.							
	4a) Of the above claim(s) <u>40-42</u> is/are withdrawn from consideration.							
•	Claim(s) is/are allowed.							
•	Claim(s) <u>39 and 46-50</u> is/are rejected.							
• —-	Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.							
8)	Claim(s) are subject to restriction and/o	or election requirement.						
Applicat	ion Papers							
,—	The specification is objected to by the Examine							
10)	The drawing(s) filed on is/are: a) acc							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
11)[_]	The oath or declaration is objected to by the Ex	xammer. Note the attached On	JE ACTION OF TOTAL					
Priority (	under 35 U.S.C. § 119							
•	Acknowledgment is made of a claim for foreign ⊠ All b) Some * c) None of:		(a)-(d) or (f).					
	1. Certified copies of the priority document		ation No					
	<ul><li>2. Certified copies of the priority document</li><li>3. Copies of the certified copies of the priority</li></ul>							
	application from the International Burea		ived in this Hational Olago					
* 5	See the attached detailed Office action for a list	·	ived.					
		·						
Attachmer	nt(s)							
	ce of References Cited (PTO-892)	4) Interview Summ Paper No(s)/Mai						
3) Info	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	[ ]	al Patent Application (PTO-152)					

Art Unit: 2823

## **DETAILED ACTION**

### Response to Arguments


Applicant's arguments filed 1/26/2006 have been fully considered but they are not persuasive.

Regarding claims 39 & 46, the applicant argues that <u>Voldman et al.</u> does not disclose the well. The examiner points out to the applicant that Figs. 2,4, & 7 and the front page of US Patent 6,015,993 all show the well. <u>Voldman et al.</u> Col. 4, lines 20-25 states:

"a lateral unidirectional bipolar type insulated gate transistor is formed in an implanted well 152 in a surface semiconductor layer 154."

Art Unit: 2823

#### United States Patent [19] 6,015,993 [11] Patent Number: Jan. 18, 2000 Date of Patent: Voldman et al. [54] SEMICONDUCTOR DIODE WITH 5,589,415 12/1996 2/1997 2/1997 Calafut et al. . DEPLETED POLYSILICON GATE 5,602,045 5,602,404 5,629,544 5,631,187 Chen et al. \_ 257/112 STRUCTURE AND METHOD 5/1997 Voldman et al. 5/1997 Phipps et al. [75] Inventors: Steven H. Voldman, South Burlington; 5,661,069 8/1997 5,641,172 11/1998 Robert J. Gauthier, Jr., Hinesburg; Jeffrey S. Brown, Middlesex, all of Vt. FOREIGN PATENT DOCUMENTS [73] Assignce: International Business Machines Corporation, Armonk, N.Y. 401185971 7/1989 Japan ...... Primary Examiner-Tom Thomas [21] Appl. No.: 09/144,356 Assistant Examiner-Ori Nadav Attorney, Agent, or Firm—Whitham, Curtis & Whitham; Eugene I. Shkurko Aug. 31, 1998 [22] Filed: ABSTRACT ...... 257/355; 257/356; 257/339; 257/328; 257/546 U.S. Cl. ..... A high voltage tolerant diode structure for mixed-voltage, and mixed signal and analog/digital applications. The pre-ferred silicon diode includes a polysilicon gate structure on at least one dielectric film layer on a semiconductor (silicon) Fleid of Search 257/367, 373, 257/570, 328, 339, 440, 546, 551, 577, 355-363, 173 layer or body. A well or an implanted area is formed in a bulk semiconductor substrate or in a surface silicon layer on an [56] References Cited SOI wafer. Voltage applied to the polysilicon gate film, clearically depletes ii, reducing voltage stress across the dielectric film. An intrinsic polysilicon film may be counterdoped, implanted with a low doped implantation, implanted with a low doped source/drain implant, or with a low doped U.S. PATENT DOCUMENTS 4,492,974 4,516,223 4,616,404 4,760,433 4,760,434 4,896,199 1/1985 Yoshida et al. . Erickson . Wang et al. .. Young et al. ... Tsuzuki et al. ... 5/1985 10/1986 MOSFET LDD or extension implant. Alternatively, a block 7/1988 7/1988 ... 257/357 mask may be formed over the gate structure when defining the depleted-polysilicon gate silicon diode to form low 1/1990 7/1992 8/1992 Turzuki et al. . 4,896,199 5,128,731 5,136,348 5,227,655 5,365,099 5,449,937 5,502,338 Lien et al. . Tanzuki et al. . series resistance diode implants, preventing over-doping the film. Optionally, a hybrid photoresist method mey be used to 7/1993 Kayama . 11/1994 Phipps et al. . 9/1995 Arimura et al. form higher deped edge implants in the silicon to reduce 11/1994 Phipps 9/1995 Arimu 3/1996 Suda ( 8/1996 Byrns diode series resistance without a block mask. Suda et al. . 15 Claims, 15 Drawing Sheets 257/355



For these reasons the applicant's arguments with respect to claims 39 & 46 have been considered but are moot.

Art Unit: 2823

### Claim Objections

Claim 39 is objected to because of the following informalities: "and the N-type heave SP?" doped region". Appropriate correction is required.

### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claim 39 is rejected under 35 U.S.C. 102(b) as being anticipated by Voldman et al. (US 6,015,993).

**Regarding claim 39,** <u>Voldman</u> teaches a method of forming a non-gate diode of a SOI, comprising:

providing an SOI with a substrate (<u>Voldman</u>, Figs. 7), an insulating layer (<u>Voldman</u>, Figs. 7, element 156) and a silicon layer (<u>Voldman</u>, Figs. 7, element 154) sequentially stacked together,

forming a pair of isolating structures (<u>Voldman</u>, Fig. 7, elements 126) in the silicon layer, so as to define a well region (<u>Voldman</u>, Fig. 7, elements 152) there between;

Art Unit: 2823

forming a lightly doped region in the well region, the lightly doped region comprising two neighboring lightly doped \_-type region and N-type regions; and

forming a P-type heavily doped region and an N-type heavily doped region in the well region and wherein

the P-type heavily doped region (Fig. 7 [162]) is configured between and connects the lightly doped P-type region (Fig. 7 [142]) and one isolating structure(Fig. 7 [126]), and the N-type <a href="heave">heave</a> SP? doped region (Fig. 7 [164]) is configured between and connects the lightly doped N-type (Fig. 7 [144]) and the other isolating structure (Fig. 7 [126]).




FIG.7

Regarding claim 40, <u>Voldaman</u> teaches the method according to claim 39, wherin the first type and second type doped regions are implanted with P-type and N-type ions, respectively (<u>Voldaman</u>, Fig. 7, elements 162 & 164).

Art Unit: 2823

Regarding claim 41, <u>Voldaman</u> teaches the method according to claim 39, wherein the well region is lightly implanted with a P-type ion (<u>Voldaman</u>, Fig. 7, elements 142).

Regarding claim 42, <u>Voldaman</u> teaches the method according to claim 39, wherein the well region is lightly implanted with an N-type ion (<u>Voldaman</u>, Fig. 7, elements 144).

Regarding claim 46, <u>Voldaman</u> teaches a method of forming a non-gate diode in a CMOS process, comprising:

Providing a substrate (<u>Voldaman</u>, Fig. 7, elements 156) having a well region therein (<u>Voldaman</u>, Fig. 7, elements 152);

Forming a pair of blocking isolation structures in the substrate (<u>Voldaman</u>, Fig. 7, elements 126);

Forming a first type-doped region (<u>Voldaman</u>, Fig. 7, elements 162) located in the well region and between the blocking isolation structure, and

Forming a pair of second type doped regions (<u>Voldaman</u>, Fig. 7, elements 144 & 164) located in the well region and respectively adjacent to the blocking isolation structure (<u>Voldaman</u>, Fig. 7, elements 126), wherein each second type doped region is separated from the first type doped region by the well (<u>Voldaman</u>, Fig. 7, elements 152).

Art Unit: 2823




FIG.7

Regarding claim 47, <u>Voldaman</u> teaches the method according to claim 46, wherin the first type doped region and the second type doped region are implanted with P-type and N-type ions respectively (<u>Voldaman</u>, Fig. 7, elements 162 & 164).

Regarding claim 48, <u>Voldaman</u> teaches method according to claim 46, wherein the well region is lightly implanted with a P-type ion (<u>Voldaman</u>, Fig. 7, elements 142).

Regarding claim 49, <u>Voldaman</u> teaches method according to claim 46, wherein each second type doped region and the first type doped region defines a spacing, separating the second type doped region from the first type doped region (<u>Voldaman</u>, Fig. 7, elements 152).

Art Unit: 2823

Regarding claim 49, <u>Voldaman</u> teaches method according to claim 46, wherein the spacing is undoped. (Voldaman, Fig. 7, elements 152).

### Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jarrett J. Stark whose telephone number is (571) 272-6005. The examiner can normally be reached on Monday - Thursday 7:00AM - 5:30PM.

Art Unit: 2823

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JJS January 31, 2006

W. DAVID COLEMAN
PRIMARY EXAMINER